



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01L 21/28, 29/51	A1	(11) International Publication Number: WO 98/10464 (43) International Publication Date: 12 March 1998 (12.03.98)
<p>(21) International Application Number: PCT/US97/04986</p> <p>(22) International Filing Date: 25 March 1997 (25.03.97)</p> <p>(30) Priority Data: 08/708,428 5 September 1996 (05.09.96) US</p> <p>(71) Applicant: ADVANCED MICRO DEVICES, INC. [US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453 (US).</p> <p>(72) Inventors: HAO, Ming-Yin; 964 Mangrove Avenue #23, Sunnyvale, CA 94086 (US). OGLE, Robert, B., Jr.; 5947 Hosta Lane, San Jose, CA 95124 (US). WRISTERS, Derick; 1904 Terisu Cove, Austin, TX 78728 (US).</p> <p>(74) Agent: RODDY, Richard, J.; Advanced Micro Devices, Inc., One AMD Place, Mail Stop 68, Sunnyvale, CA 94088-3453 (US).</p>		<p>(81) Designated States: JP, KR, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).</p> <p>Published <i>With international search report.</i></p>
<p>(54) Title: A NOVEL PROCESS FOR RELIABLE ULTRA-THIN OXYNITRIDE FORMATION</p>		
<p>(57) Abstract</p> <p>A process for growing an ultra-thin dielectric layer for use as a MOSFET gate oxide or a tunnel oxide for EEPROM's is described. A silicon oxynitride layer, with peaks in nitrogen concentration at the wafer-oxynitride interface and at the oxynitride surface and with low nitrogen concentration in the oxynitride bulk, is formed by a series of anneals in nitric oxide and nitrous oxide gas. This process provides precise thickness control, improved interface structure, low density of electron traps, and impedes dopant impurity diffusion from/to the dielectric and substrate. The process is easily integrated into existing manufacturing processes, and adds little increased costs.</p> <div style="float: right; width: 300px;"> <pre> graph TD A[PROVIDE CLEAN SILICON SURFACE ON SILICON WAFER TO HAVE HIGH QUALITY DIELECTRIC IN CONTACT THEREWITH] --> B[IMMERSE SI WAFER IN ANNEAL CHAMBER @ 1 ATMOSPHERE NO @ HIGH TEMP.] B --> C[THERMALLY GROW SiOxNy ON SI SUBSTRATE IN 1 ATMOSPHERE N2O @ HIGH TEMP.] C --> D[EXPOSE SUBSTRATE TO 1 ATMOSPHERE NO IF EXTRA INTERFACIAL NITROGEN IS REQUIRED] </pre> </div>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

A NOVEL PROCESS FOR RELIABLE ULTRA- THIN OXYNITRIDE FORMATION

Field of the Invention

5 This invention relates to processes for the formation of ultra-thin dielectric layers for use as gate or tunnel oxides employed in integrated circuits.

Background of the Invention

10 The trend in integrated circuits is toward higher performance, higher speed, and lower cost. Correspondingly, device dimensions and feature sizes are shrinking for all types of integrated circuit technology. This trend necessitates the use of ultra-thin dielectrics in the fabrication of such devices as Metal-Oxide-Semiconductor (MOS) transistors and floating gate memory elements.

15 MOS transistors are comprised of highly doped source and drain regions in a silicon substrate, and a conducting gate electrode is situated between the source and drain but separated from the substrate by a thin gate dielectric layer. When an appropriate voltage is applied to the gate electrode, a conducting channel is created between the source and drain. Shorter channels, shallower source and drain junctions, and thinner gate dielectrics are critical to achieving smaller and faster MOS devices.

20 Certain Electrically Erasable Programmable Read-Only Memory (EEPROM) elements utilize a two layer polysilicon structure comprising an electrically disconnected polysilicon gate electrode, referred to as "floating gate", and a second control transistor gate above the floating gate and more removed from the substrate. The floating gate, which retains electrical charge for a long time period unless altered by an external energy source, is charged or discharged by quantum mechanical tunneling of electrons through very thin dielectrics known as "tunnel
25 oxides". The threshold voltage of the control transistor differs for the charged and uncharged states of the floating gate.

30 Presently, ultra thin dielectrics less than 100 Angstroms thick, usually of high quality SiO₂, are utilized as MOS gate dielectrics (commonly called gate oxides), and as tunnel oxides in floating gate EEPROM memory elements. Reliability and reproducibility of these ultra-thin oxides can be adversely affected by many factors including lack of thickness control, poor interface structure, high defect density, and impurity diffusion through the oxides. These factors can seriously degrade device performance.

Diffusion of impurities, particularly boron, through thin oxides is a major problem in processing technology. In Complementary MOS (CMOS) technology, many front end processing steps such as polysilicon gate deposition can be performed simultaneously for the NMOS and PMOS devices of CMOS circuits; however, the dopant implantation steps are performed separately, since different dopants are required. Arsenic and phosphorous, donor-type materials which provide free electrons as charge carriers, are most often used to dope the gate and source/drain regions of the NMOS devices. Boron, an acceptor-type material which provides free holes as charge carriers, is the most often used dopant for PMOS devices. Boron from the doped polysilicon gate has a much higher diffusion rate through the gate oxide layer than do arsenic or phosphorus, and can cause severe degradation of PMOS device characteristics. A concentration of charged boron ions within the gate oxide degrades the insulating characteristics of the oxide, causing gate oxide rupture at sufficiently high concentration. Additionally, boron charge within the gate oxide results in a shift of the transistor threshold voltage V_T . The magnitude of this shift is a function of the concentration of diffused boron ions times the depth of their penetration into the oxide. For ultra-thin gate oxides, boron can diffuse completely through the gate oxide into the underlying substrate, causing even more severe threshold shift problems. Similar problems with boron diffusion are evidenced for the very thin tunnel oxides used in floating gate memory elements of EEPROMS. The resulting degradation in oxide breakdown characteristics lowers the number of possible program-erase cycles.

Poor interface structure between a Si substrate and an SiO_2 layer results largely from strain caused by lattice mismatch between Si and SiO_2 . One consequence of this is the formation of interface states during high electric field stress or during exposure to high energy radiation such as x-rays. These interface states cause degradation of transistor turn-on characteristics.

Incorporation of nitrogen into the thin oxide layer has been shown to inhibit boron diffusion and to improve the Si- SiO_2 interfacial structure. Specifically, a nitrogen concentration profile having a double peaked structure with a peak of nitrogen at the Si- SiO_2 interface and a peak at the SiO_2 surface adjacent the polysilicon gate in MOSFET's, and having a low nitrogen concentration therebetween, has been shown to effectively impede boron diffusion from the doped polysilicon gate and to maintain oxide

integrity. Additionally, incorporation of nitrogen at the Si-SiO₂ interface has been shown to relax the interfacial strain and improve the immunity of the oxides to interface state generation under high field stress.

Several methods for forming a nitrided oxide layer have been used.

5 The first of these is referred to as the Nitrided Oxide (NO) method, which is described by M. Moslehi et al in *J Electrochem Soc: Solid State Science and Technology*, Vol 132, No. 9, Sept 1985, pp 2189-2197, which is hereby incorporated by reference. This method comprises growing a thin thermal oxide on the Si substrate which is then annealed in an ammonia (NH₃) atmosphere to incorporate nitrogen into the oxide. Furnace anneal was initially utilized, but
10 most recently, Rapid Thermal Anneal (RTA) has been used as an alternative. Using the NO method, peaks in nitrogen concentration are seen at the Si-SiO₂ interface, hereafter referred to as the "interface", and at the SiO₂ surface adjacent the polysilicon gate in MOSFET's, hereafter referred to as the "oxide surface". The nitrogen concentration within the oxide film increases monotonically with nitridation time. Thin oxides fabricated using the NO method exhibit
15 improved resistance to boron penetration, as well as improved Si-SiO₂ interfacial characteristics and low defect densities. However, decomposition of NH₃ during the nitridation process also results in incorporation of hydrogen into the SiO₂ layer. Si-H bonds and Si-OH bonds form, causing a large increase in electron and hole trapping and a high density of fixed charges, which result in threshold voltage instability for MOSFETs and degradation of
20 breakdown endurance for MOSFETs and EEPROMs.

A second method, known as the reOxidized Nitrided Oxide (ONO) method, is described by T. Hori et al in *IEEE Transactions on Electron Devices*, Vol. 36, No. 2, Feb 1989, pp 340-350, also hereby incorporated by reference. The ONO method adds an additional high-temperature (800-1200°C) oxidation step after the ammonia nitridation of the NO method. The
25 hydrogen incorporated into the oxide layer during the ammonia nitridation is reduced by the oxygen present during the subsequent oxidation step, and diffuses out at the high oxidation temperature. As reoxidation proceeds, the hydrogen concentration in the film is found to decrease monotonically, with the rate of decrease depending on the reoxidation temperature and on the nitrogen peak concentration. The hydrogen concentration approaches a minimum value
30 approximately equal to the hydrogen levels found in thermally grown oxide. A more heavily nitrided surface layer is thought to act as a higher barrier for oxygen diffusion, making the

reoxidation process slower. The reduction in hydrogen concentration is shown to proportionately reduce the electron charge trapping evidenced in the nitrated oxides.

A disadvantage of the ONO method is the relatively narrow process window for achievement of optimum oxide quality. Over-reoxidation has been shown to actually degrade oxide electrical qualities. A further disadvantage of the NO and ONO processes is the high level of nitrogen in the bulk of the oxide. The bulk nitrogen concentration, which can be as high as 5×10^{20} atoms/cc, weakens the dielectric and degrades its breakdown characteristics.

Another method of formation of an oxynitride layer utilizes an anneal in N_2O ambients. Two variations of this method have been used:

1. Formation on a Si substrate of a thermal SiO_2 layer in oxygen ambient, followed by anneal in N_2O , which is described by A. Uchiyama et al in *IEDM Technical Digest, IEEE, 1990, pp 425-428*, hereby incorporated by reference, and

2. Growing of a thin silicon oxynitride layer directly on the Si substrate by high temperature exposure of the Si substrate to a pure N_2O ambient, described by H. Hwang et al in *Appl Phys Lett 57 (10), 3 September 1990, pp 1010-1011*, which is hereby incorporated by reference.

Dielectric layers formed by both of these variations exhibit a nitrogen peak at the Si- SiO_2 interface, and relatively small amounts of nitrogen incorporated into the oxide bulk. By way of example, a nitrogen peak concentration of $2-3 \times 10^{21}$ /cc and a nitrogen concentration in the oxide bulk of approximately 10^{18} /cc have been measured for a thermal oxide annealed at 1100 degrees Centigrade in N_2O . Compared with control thermal oxides, these oxynitrides show significant reduction in interface state generation under high field stress, and lowered electron trapping. They are also shown to act as a barrier for inhibiting boron penetration into the Si substrate. The relatively low nitrogen levels in the oxide bulk yield favorable oxide breakdown characteristics.


For ultra-thin silicon oxynitride dielectric layer growth, the oxidation of Si directly in an N_2O ambient (the second variation of the above cited N_2O method), has the added advantage of a suppressed growth rate. The growth rate of silicon oxynitride in pure N_2O ambient at 1100°C using an RTP has been measured as 1.2Å/second. By comparison, the growth rate of oxide in an O_2 ambient for the same processing conditions is 10Å/second. Simultaneous nitrogen incorporation with oxide growth results in gradual formation of an interfacial silicon oxynitride

(SiO_xN_y) layer which acts as an oxidant diffusion barrier. The suppressed oxidation rate provides good thickness control even in the ultra-thin range (<60Å).

A major problem with ultrathin oxides formed with N₂O ambients is the absence of any nitrogen-rich layer at the oxide surface, as reported by H. Hwang et al, in *IEDM Technical Digest, IEEE, 1990, pg. 424*. Accordingly, no barrier exists to prevent boron from penetrating into the oxide, even if the nitrogen peak at the Si surface is effective in preventing boron penetration into the substrate. Furthermore, studies have shown that boron has diffused into the substrate for N₂O-based oxynitrides, indicating that their Si-SiO₂ interface nitrogen peak concentration is below the optimal level for blocking boron diffusion.

Another prior method of nitridation of a thermally grown SiO₂ layer, by either furnace or rapid thermal exposure directly to a nitric oxide (NO) ambient, has been reported very recently. The rapid thermal method is described by M. Bhat et al, in *IEDM Technical Digest, IEEE, 1994, pp 329-332*, which is hereby incorporated by reference. The depth profile, as measured by Secondary Ion Mass Spectrometry (SIMS), of nitrogen incorporated into the oxide is similar in shape to that of a thermal SiO₂ annealed in N₂O, and has an interface peak nitrogen concentration as high as 10²²/cc for anneal at 1000 degrees Centigrade. This peak value is nearly 2 orders of magnitude higher than that seen by the authors for an N₂O annealed oxide under similar processing conditions. The enhanced interfacial nitrogen peak also provides a highly self-limiting oxynitride growth due to the barrier properties of incorporated nitrogen to diffusion of oxidants. The thickness of the nitrogen-rich interface oxynitride layer saturates at a value of approximately 5Å. The oxynitrides produced by exposure of thermal SiO₂ to NO, while having higher interface nitrogen peak levels than those produced in N₂O, share the problem of lacking a surface nitrogen barrier to prevent boron diffusion into the oxide layer itself.

It has been concluded from kinetic studies described by P. Tobin et al in *VLSI Tech. Sympos., 1993, pp 51-52*, which is hereby incorporated by reference, that NO is the critical species producing interfacial nitrogen pileup during oxynitridation of thermal oxide in N₂O. Heating of the N₂O causes its decomposition by the reactions:



It has been estimated that at 950°C, the N₂O is fully decomposed before the N₂O reaches the wafer, and the composition of the oxynitridation ambient is 64.3%N₂, 31.0%O₂, and 4.7%NO. Thus, the formation of a nitrogen interfacial peak by N₂O anneal depends on the indirect, thermodynamically unfavorable dissociation reaction of N₂O to NO. In contrast, the favorable, direct reaction of NO with Si is thought to produce the enhancement of interface nitrogen peak levels for NO-annealed oxides.

Still another method of incorporating nitrogen into a thin oxide layer is by ion implantation of nitrogen, described by Haddad et al in *IEEE Electron Device Letters*, Vol. EDL-8, No. 2, Feb. 1987, pp 58-60, which has been utilized to provide a two-peaked nitrogen structure. Whereas this method can be effective for inhibiting boron diffusion and improving interface state generation and charge-to-breakdown values, it has numerous drawbacks. Ion implantation is expensive, and incorporating it into the process during oxide growth involves major redesign of the standard CMOS manufacturing process. Additionally, the process windows for optimal implant dose and energy are narrow, to avoid damage to the dielectric structure while still improving breakdown characteristics.

Summary of the Invention

We have provided an improved process for forming an ultra thin silicon oxynitride dielectric layer on a Si substrate with improved thickness control, electrical characteristics, and resistance to boron penetration into the oxide as well as into the Si substrate. In this process a thin nitrogen-rich silicon oxynitride layer is grown on the substrate, then further processing provides an oxynitride layer with a nitrogen peak at the silicon-dielectric interface, and a peak at the dielectric surface.

An object of this invention is to provide an improved process for forming an ultra thin dielectric layer on Si, and an improved ultra thin dielectric layer formed by this process.

Another object of this invention is to provide a process for forming an ultra thin silicon oxynitride layer on Si which is resistant to boron penetration, and a silicon oxynitride layer formed by this process.

Another object of this invention is to provide a process for forming an ultra thin silicon oxynitride layer on Si which has a low density of electron traps, and a silicon oxynitride layer formed by this process.

A further object of this invention is to provide a process for forming an ultra thin silicon oxynitride layer on Si with favorable oxide breakdown characteristics, and a silicon oxynitride layer formed by this process.

5 A further object of this invention is to provide a process for forming an ultra thin silicon oxynitride layer on Si with a peak in nitrogen concentration at the oxide-silicon interface and a peak in nitrogen concentration at the oxide surface, and a silicon oxynitride layer formed by this process.

A further object is to provide a process for forming an ultra thin silicon oxynitride layer on Si which has precise thickness control, and a silicon oxynitride layer formed by this process.

10 A further object is to provide a process for forming an ultra thin silicon oxynitride layer on Si which includes forming a self-limiting nitrogen-rich layer and thereafter forming an oxide beneath the nitrogen-rich layer with a second nitrogen-rich layer forming at the Si interface.

A further object is to provide a process for forming an ultra thin oxynitride layer on Si which does not utilize hydrogen-bearing species, and an oxynitride layer formed by this process.

15 A further object is to provide a process for forming an improved ultra thin oxynitride layer on Si which is compatible with existing semiconductor manufacturing process flow.

A further object is to provide a process for forming an improved ultra thin oxynitride layer on Si which does not substantially add to manufacturing costs.

20 Brief Description of the Drawings

FIG. 1 is a process flow diagram for a preferred embodiment of the invention.

FIG. 2a is a cross sectional view of the preferred oxynitride layer structure.

FIG. 2b is a schematic representation of the nitrogen concentration profile in the oxynitride layer of FIG. 2a.

25 FIG. 2c is a cross sectional view of the preferred oxynitride layer structure as utilized in a MOS transistor structure.

FIG. 2d is a schematic representation of the nitrogen concentration profile in the oxynitride layer of FIG. 2c.

30 FIG. 2e is a schematic representation of the concentration profile of dopant species in the MOS transistor structure of FIG. 2c.

FIG. 3 is a SIMS profile of nitrogen concentration vs. depth below oxide surface, for a first sample processed according to this invention.

FIG. 4 is a SIMS profile of nitrogen concentration vs. depth below oxide surface, for a second sample processed according to this invention.

5 FIG. 5 is a prior art SIMS profile of nitrogen concentration vs. depth below oxide surface, for sample with thermal oxide annealed in N_2O .

Detailed Description of the Invention

With reference to FIG. 1, a preferred process flow embodiment of our invention is shown. The entire process sequence has been performed in a Reactive Thermal Processing (RTP) system, such as the Rapid Thermal Reactor manufactured by PAPRO. In step 1, a silicon wafer is provided with a clean silicon surface on which to grow the dielectric layer. In step 2, the wafer is immersed in a one atmosphere pressure of nitric oxide (NO) gas at elevated temperatures in the range of 800°C to 1150°C for a time period in the range of 10 to 3000 seconds. In step 4, the NO flow is turned off, the NO is pumped out, and one atmosphere pressure of N_2O is introduced. The wafer is annealed in the N_2O at temperatures in the range of 800°C to 1150°C for a time period in the range of 10 to 3000 seconds. Other embodiments of the invention may utilize other oxidizing ambients in place of N_2O , oxygen or steam by way of example. In step 6, the N_2O is pumped out, and an NO ambient is again introduced when additional nitrogen incorporation at the oxide/silicon interface is desired. In that case, the wafer is again annealed in NO at temperatures in the range of 800° to 1150°C for a time period in the range of 10 to 3000 seconds.

With reference to FIG. 2a, the preferred structure for the oxynitride layer on the Si substrate is shown. Substrate 8 is annealed in NO and N_2O gases as described in the process flow, forming dielectric oxynitride layer 10 on surface 11. Upper surface 12 of oxynitride layer 10 would be adjacent to any subsequently formed conducting gate for a MOS transistor. Surface region 14, and interface region 16 of dielectric 10 have elevated nitrogen concentrations, as represented by nitrogen concentration profile 20 in FIG. 2b. Nitrogen concentration surface peak 22 and nitrogen concentration interface peak 24 provide barriers to impurity diffusion through dielectric 10, as well as improving structure of the Si-dielectric interface at surface 11. In FIG. 2c, the preferred structure for oxynitride layer 10 on Si substrate 8 is shown, with a conducting gate 13 such as heavily doped polysilicon above the oxynitride

layer 10. Nitrogen surface peak 22 in region 14 provides a barrier to impurity diffusion of impurities 23 from polysilicon gate 13 into oxynitride 10. FIG. 2e schematically illustrates the abrupt concentration profile of a dopant species of a transistor according to this invention in which the oxynitride layer of this invention is seen to preclude the diffusion of the high concentration dopant from the conductive polysilicon gate 13 into or across the oxynitride layer 10, as well as serving as a barrier for diffusion of dopant species from or into the underlying Si 8.

Sample Description (N ₂ O cycle)	Oxide Thickness (Å)
I. 100 sec. @ 1050°C (RTA)	45
II. 200 sec. @ 1100°C (RTA)	110

TABLE I. Effect of N₂O cycle parameters on oxide thickness

Table I summarizes N₂O anneal conditions and thickness data for oxide grown on Si substrates processed according to the process flow of FIG. 1. The data is obtained from SIMS analysis, with a low energy, low fluence Cs⁺ ion beam used to collect depth profiles of CsO⁺, CsN⁺, and CsSi⁺ molecular clusters. The position of the oxide/Si interface is defined as the depth at which the CsO signal drops by one decade. In all calculations and depth profiles the first few data points are excluded to eliminate the SIMS blast-through artifact. Unfortunately, this artifact prevents obtaining accurate data points at the surface of the oxide layer. SIMS analysis is described in *Semiconductor Material and Device Characterization*, D.K. Schroder, John Wiley and Sons, 1990, Ch. 10.

For the experiments of Table I, substrate samples I and II have both been first rapidly thermally annealed in 1 atmosphere NO for 50 seconds, at a temperature of 1000°C. Then sample I is provided 100 seconds rapid thermal anneal in 1 atmosphere N₂O at 1050°C. Measured oxide thickness on sample I is 45Å, corresponding to a growth rate of 0.45Å/sec. Sample II is provided 200 seconds rapid thermal anneal in 1 atmosphere N₂O at 1100°C. Measured oxide thickness on sample II is 110Å, corresponding to a growth rate of 0.55Å/sec. These growth rates are approximately a factor of two lower than those observed in the prior art for oxidation in an N₂O ambient without initial NO anneal.

For each of the samples, there is considerable oxide growth during the N_2O anneal. This growth indicates that, during the N_2O anneal, oxidizing species penetrate through the nitrogen-rich interface layer 16 formed during the initial NO anneal, since basic oxidation kinetic theory states that the oxidation reactions occur directly at the Si surface. Thus, the oxidation mechanism must involve the diffusion of atomic or molecular oxygen, which are products of the dissociation reaction of N_2O , through the nitrogen-rich interface region. Although the oxide growth occurs, it is quite slow, and therefore the inventive process provides precise control of the oxide thickness.

With reference to FIG. 3, a SIMS depth profile through the oxide layer and the Si-SiO₂ interface is shown for Sample I, but the data very near (i.e., within the first 10 Angstroms beneath) the oxide surface is excluded because of the blast through artifact. A peak nitrogen concentration of approximately 7×10^{20} atoms/cc is seen near the Si-SiO₂ interface, at a depth of approximately 30Å. This peak concentration corresponds to approximately 1 atomic% nitrogen.

With reference to FIG. 4, a SIMS depth profile through the oxide layer and the Si-SiO₂ interface is shown for Sample II, again with the surface data excluded. A peak nitrogen concentration of approximately 6×10^{20} atoms/cc is seen near the Si-SiO₂ interface, at a depth of approximately 90Å. This peak concentration corresponds to approximately 0.9 atomic% nitrogen. For the samples of Table I, the hydrogen atom concentration in said silicon oxynitride layer is less than 10^{18} atoms/cc. Also, the bulk nitrogen concentration in said layer is less than 10^{18} atoms/cc.

FIG. 5 shows a SIMS depth profile from the reference by Bhat et al, cited above, for a thermally grown SiO₂ layer of 104Å thickness rapidly thermally annealed in N_2O at 1000°C for 100 seconds. The surface data is excluded, as in Figs. 3 and 4. It is seen that the position and magnitude of the nitrogen peak concentration closely match with those for substrate II after 200 seconds rapid thermal anneal in N_2O at 1100°C, as seen from FIG. 4. The nitrogen incorporation in the bulk of the oxide and at the SiO₂-Si interface for the inventive process of an NO anneal followed by N_2O anneal is quite similar to that for the prior art thermal SiO₂ annealed in N_2O . However, in the inventive process, since the oxygen species from the N_2O dissociation reaction must penetrate the nitrogen-rich layer formed during NO anneal to grow the oxide layer at the Si surface, it is believed that the nitrogen-rich layer must be pushed up and remain at the surface of the oxide layer, even though it cannot be resolved by SIMS due to

the SIMS blast-through artifact. The resultant structure will provide the desired double-peaked nitrogen profile for blocking of boron penetration into the oxide and substrate, and for yielding improved Si-oxide interface characteristics. The low nitrogen concentration in the oxide bulk will avoid degradation of oxide breakdown characteristics.

5 When higher interface nitrogen concentration is required, tailoring of the interface peak nitrogen concentration is accomplished by further anneal in NO ambient following the N₂O anneal.

10 Our invention, in addition to providing the preferred nitrogen profile in the ultra thin oxide layers, involves process modifications which are easily incorporated into existing semiconductor manufacturing processes, and they add insubstantially to the cost of the process. Our invention provides precise oxide thickness control without narrowing the process window due to the extremely slow oxide growth rate. Also, the preferred embodiment of the inventive process is performed without introduction of any hydrogen species, and avoids hydrogen-induced charge trapping.

15 Although our preferred process utilizes rapid thermal processing in the temperature range 800°C to 1150°C, and ambient atmospheric pressures of NO and N₂O, it is not essential that this exact method and parameters be used. Other embodiments may utilize furnace anneals for all the processes, and other oxidizing ambients such as O₂ or steam may be used in place of N₂O.

20 It is not our intention to limit our invention to the preferred embodiment, but rather the scope of our invention should be construed in view of our claims. With this in mind,

WE CLAIM:

1. An integrated circuit manufacturing process for making a thin dielectric layer on a clean surface of a silicon substrate, comprising the steps of,

installing said silicon substrate in an annealing chamber;

5 providing a first ambient pressure of nitric oxide gas in said annealing chamber;

annealing said substrate at a first elevated temperature for a first period of time;

removing said nitric oxide gas from said annealing chamber;

providing a second ambient pressure of oxidizing gas in said annealing chamber;

annealing said substrate at a second elevated temperature for a second period of time,

10 said steps providing an oxynitride dielectric layer on said clean surface of said silicon substrate, said dielectric layer having an interface with said silicon substrate, and having a surface opposite said interface, said dielectric layer containing a first peak in nitrogen concentration proximal said interface and a second peak in nitrogen concentration proximal said surface, for inhibiting diffusion of dopants from contacting surfaces through said dielectric layer.

2. The process of claim 1, further comprising adjusting said first ambient nitric oxide pressure, said second ambient oxidizing gas pressure, and said first and second annealing temperatures and times to provide said first nitrogen concentration peak with at least 10^{18} nitrogen atoms/cc, and to provide said second nitrogen concentration peak with at least 10^{18} nitrogen atoms/cc.

3. The process of claim 1, wherein said first and second annealing steps comprise rapid thermal anneals.

4. The process of claim 1, wherein said oxidizing gas is selected from the group consisting of nitrous oxide, oxygen, steam, and mixtures of nitrous oxide, oxygen, and steam.

25 5. The process of claim 4, wherein said oxidizing gas is nitrous oxide.

6. The process of claim 5, wherein said first ambient pressure is in the range between 10 millitorr and 1 atmosphere, said first elevated temperature is in the range between 800 and 1150 degrees Centigrade, said first period of time is in the range between 10 and 3000 seconds, said second ambient pressure is in the range between 10 millitorr and 1 atmosphere, said second elevated temperature is in the range between 800 and 1150 degrees Centigrade, and said second period of time is in the range between 10 and 3000 seconds.

7. The process of claim 2, wherein said first and second anneal steps comprise furnace anneals.

8. The process of claim 1, further comprising the steps of,
following said second annealing step, removing said oxidizing gas from said annealing
5 chamber;

providing a third ambient pressure of nitric oxide gas in said annealing chamber; and
annealing said substrate at a third elevated temperature for a third period of time.

9. The process of claim 8, further comprising adjusting said first ambient nitric oxide
pressure, said second ambient oxidizing gas pressure, and said first and second annealing
10 temperatures and times to provide said first nitrogen concentration peak with at least 10^{18}
nitrogen atoms/cc, and to provide said second nitrogen concentration peak with at least 10^{18}
nitrogen atoms/cc.

10. The process of claim 8, wherein said first second and third annealing steps comprise rapid
thermal anneals.

11. The process of claim 8, wherein said oxidizing gas is selected from the group consisting
15 of nitrous oxide, oxygen, steam, and mixtures of nitrous oxide, oxygen and steam.

12. The process of claim 11, wherein said oxidizing gas is nitrous oxide.

13. The process of claim 12, wherein said first ambient pressure is in the range between 10
millitorr and 1 atmosphere, said first elevated temperature is in the range between 800 and 1150
20 degrees Centigrade, said first period of time is in the range between 10 and 3000 seconds, said
second ambient pressure is in the range between 10 millitorr and 1 atmosphere, said second
elevated temperature is in the range between 800 and 1150 degrees Centigrade, and said second
period of time is in the range between 10 and 3000 seconds.

14. The process of claim 9, wherein said first and second anneal steps comprise furnace
25 anneals.

15. A silicon semiconductor wafer having at least one integrated circuit device therein, said
device having a thin dielectric layer on a silicon substrate, said dielectric layer being fabricated
by a method comprising the steps of,

installing said silicon substrate having an exposed clean silicon surface in an annealing
30 chamber;

providing a first ambient pressure of nitric oxide gas in said annealing chamber;

annealing said substrate at a first elevated temperature for a first period of time;
removing said nitric oxide gas from said annealing chamber;
providing a second ambient pressure of oxidizing gas in said annealing chamber;

annealing said substrate at a second elevated temperature for a second period of time, to
5 provide a silicon oxynitride (SiO_xN_y) dielectric layer on said substrate, said SiO_xN_y dielectric
layer having an interface with said silicon substrate, and having a surface opposite said
interface, said SiO_xN_y dielectric layer containing a first peak in nitrogen concentration proximal
said interface, and a second peak in nitrogen concentration proximal said surface.

16. An integrated circuit as in claim 15, wherein said fabrication method further comprises the
10 step of,

adjusting said first ambient nitric oxide pressure, said second ambient oxidizing gas
pressure, and said first and second annealing temperatures and times so as to provide said first
nitrogen concentration peak with at least 10^{18} nitrogen atoms/cc, and to provide said second
nitrogen concentration peak with at least 10^{18} nitrogen atoms/cc.

17. An integrated circuit as in claim 15, wherein said oxidizing gas is selected from the group
15 consisting of nitrous oxide, oxygen, steam, and mixtures of nitrous oxide, oxygen, and steam.

18. An integrated circuit as in claim 17, wherein said oxidizing gas is nitrous oxide.

19. An integrated circuit as in claim 15, wherein said fabrication method further comprises the
steps of,

20 following said second annealing step, removing said oxidizing gas from said annealing
chamber;

providing a third ambient pressure of nitric oxide gas in said annealing chamber;
annealing said substrate at a third elevated temperature for a third period of time.

20. An integrated circuit as in claim 19, wherein said oxidizing gas is selected from the group
25 consisting of nitrous oxide, oxygen, steam, and mixtures of nitrous oxide, oxygen, and steam.

21. An integrated circuit as in claim 20, wherein said oxidizing gas is nitrous oxide.

22. An integrated circuit device in a silicon wafer comprising:

a portion of said silicon wafer, said portion having a concentration of acceptor or donor
atoms therein to provide n-type or p-type semiconductor characteristics;

30 a grown silicon oxynitride layer having an intimate interface with said portion of said
silicon wafer and a removed surface;

a conducting electrode, said conducting electrode being in intimate contact with said removed surface portion of said silicon oxynitride layer;

5 said silicon oxynitride layer having a peak in nitrogen concentration adjacent both said interface and said removed surface and having a bulk nitrogen concentration between said peaks, said silicon oxynitride having substantially lower concentration of acceptor or donor
atoms than both said portion of said silicon wafer and said conducting electrode, said silicon
oxynitride layer having a concentration of hydrogen atoms therein less than 10^{18} atoms/cc, said
bulk nitrogen concentration in said silicon oxynitride layer being less than 10^{18} atoms/cc, said
nitrogen peak concentration adjacent said interface being greater than 10^{18} , said nitrogen peak
10 concentration adjacent said removed surface being greater than 10^{18} .

23. The integrated circuit device of claim 22 wherein said conducting electrode is a highly doped polysilicon.

1/5




FIG. 1

2/5





FIG. 2A

FIG. 2B



3/5




FIG. 3

4/5




FIG. 4

5/5




FIG. 5
PRIOR ART

SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

In ional Application No
PCT/US 97/04986

A. CLASSIFICATION OF SUBJECT MATTER
IPC 6 H01L21/28 H01L29/51

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	Z.-Q. YAO ET AL: "High quality ultrathin dielectric films grown on silicon in a nitric oxide ambient" APPLIED PHYSICS LETTERS., vol. 64, no. 26, 27 June 1994, NEW YORK US, pages 3584-3586, XP002037770	1-4,15, 17
Y	see figure 1B	22,23
A	see page 3584, left-hand column, line 21 - line 28	6
	--- -/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- *&* document member of the same patent family

Date of the actual completion of the international search

14 August 1997

Date of mailing of the international search report

04-09-1997

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax (+31-70) 340-3016

Authorized officer

Gélébart, J

INTERNATIONAL SEARCH REPORT

Int onal Application No
PCT/US 97/04986

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	SUN S C ET AL: "CHARACTERIZATION AND OPTIMIZATION OF NO-NITRIDED GATE OXIDE BY RTP" TECHNICAL DIGEST OF THE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), WASHINGTON, DEC. 10 - 13, 1995, 10 December 1995, INSTITUTE OF ELECTRICAL AND ELECTRONIC ENGINEERS, pages 687-690, XP000624787	22,23
A	see page 687; figure 1	8-11,19, 20
X	--- YAO Z - Q ET AL: "THE ELECTRICAL PROPERTIES OF SUB-5-NM OXYNITRIDE DIELECTRICS PREPARED IN A NITRIC OXIDE AMBIENT USING RAPID THERMAL PROCESSING" IEEE ELECTRON DEVICE LETTERS, vol. 15, no. 12, 1 December 1994, pages 516-518, XP000485303	1-4,15, 17
A	see page 516, right-hand column	6
X	--- EP 0 617 461 A (AT & T CORP) 28 September 1994	1,4,5, 15,17,18
A	see column 4, line 17	2,3,7
A	see column 4, line 48 - column 5, line 2	8-10,19, 22
A	--- BHAT M ET AL: "PERFORMANCE AND HOT-CARRIER RELIABILITY OF N- AND P-MOSFETS WITH RAPID THERMALLY NO-NITRIDED SiO2 GATE DIELECTRICS" 1995 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS, VANCOUVER, OCT. 22 - 25, 1995, vol. 1, 22 October 1995, INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, pages 329-332, XP000585500 cited in the application see page 329, right-hand column; figure 2	
A	--- HAN L K ET AL: "Recent developments in N/sub 2/O/NO-based ultra thin oxynitride gate dielectrics for CMOS ULSI applications" 1995 4TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY. PROCEEDINGS (CAT. NO.95TH8143), PROCEEDINGS OF 4TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND IC TECHNOLOGY, BEIJING, CHINA, 24-28 OCT. 1995, ISBN 0-7803-3062-5, 1995, NEW YORK, NY, USA, IEEE, USA, pages 80-84, XP002037771 see page 80 - page 81	1,3-6, 15-18,22
	--- -/--	

INTERNATIONAL SEARCH REPORT

In International Application No
PCT/US 97/04986

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>JOO M -S ET AL: "NOVEL OXYNITRIDATION TECHNOLOGY FOR HIGHLY RELIABLE THIN DIELECTRICS" 1995 SYMPOSIUM ON VLSI TECHNOLOGY. DIGEST OF TECHNICAL PAPERS, KYOTO, JUNE 6 - 8, 1995, no. SYMP. 15, 6 June 1995, INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, page 107/108 XP000580843 see page 107, left-hand column ---</p>	22
A	<p>US 4 621 277 A (ITO TAKASHI ET AL) 4 November 1986 see figures 13-15; example 9 ---</p>	1,2,11, 15,19, 20,22,23
P,X	<p>KUMAR K ET AL: "Optimization of sub-3 nm gate dielectrics grown by rapid thermal oxidation in a nitric oxide ambient" APPLIED PHYSICS LETTERS, 20 JAN. 1997, AIP, USA, vol. 70, no. 3, ISSN 0003-6951, pages 384-386, XP00203772 see the whole document -----</p>	1-5, 15-18

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 97/04986

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0617461 A	28-09-94	JP 6302814 A	28-10-94
		US 5464783 A	07-11-95

US 4621277 A	04-11-86	JP 1084934 C	25-02-82
		JP 54162967 A	25-12-79
		JP 56028017 B	29-06-81
		JP 54163679 A	26-12-79
		EP 0006706 A	09-01-80
		EP 0072603 A	23-02-83
		EP 0154670 A	18-09-85
		US 4980307 A	25-12-90
